Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am a newbie in cpld and FPGA. So I have some questions I would like to know.
When you use jtag to program a MAXII CPLD, what happened when you turn off the power. All the program was still on chip or it was volatile.
Is it ok if I program with pof file using quartus II v8.01.
Regards...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
