Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have designed a simple 4-bit ADC in CMOS180nm and I need to report its power consumption. The problem is that I am not sure if it is the DC power that is usually reported in every paper, or the average power (that is Vrms*Irms). Can anybody help me with this confusion please?
I have designed some sort of current reference in 0.18 technology and I want to run the MC simulation to see how my design is effected under process variations and show that I have made some improvements in the error tolerance of the circuit.
I choose plot>histogram to see how my output...
I can not add any external resistor because I'm highly restricted by the design area. I need to reduce the process variation error as lower as possible. Right know the error is almost 90% which will cause a disaster in my chip!
I'm designing an ADC in 0.18um CMOS technology and I need an accurate and stable current source circuit for that. I have a couple of current sources designed by myself but all of them will fail in corner analysis. I want to make sure that my current sources will work in all corners. Could anyone...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
