Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think that I do not mention clearly in the previous post.
First, You could write HDL to describe your RAM.
But the best way is to write according to a standard RAM style.
(For example, single-port RAM or two-port RAM)
Then, in FPGA, try to find the RAM that FPGA had provided to replace
the...
Hi ~~
You can buy the following book as a reference. --
"LOGIC SYNTHESIS USING S*Y*N*O*P*S*Y*S"
Second Edition
by Pran Kurup (Cirrus Logic, Inc.) and Taher Abbasi (Synopsys, Inc.)
KLUWER ACADEMIC PUBLISHERS
ISBN 0-7923-9786-X
It is a good and detail book.
Sometimes Synopsys DC has some bugs, but it is confidential.
The better thing is that it would have new version to fix the bugs.
Several months, I guess ...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
