Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Basically both the setup and hold violation analysis is a pessimistic analysis i.e. we want to find the worst failing paths. For this reason when we are analyzing setup time we want to make are clock as fast as possible and data as slow as possible ( we use WC corner for setup analysis). From...
i dont think i have enough points to view the document as well but i really need a guide to power planning calculation. Can you please mail the doc to me at singh32@purdue.edu......thanks
Well im not looking to do a PhD as of now. My concern is since the internship is in India will it have the same value as an internship in the USA. More specifically, from the point of view of recruiters in USA....And yes being Cadence the work should be interesting...
Regards
Hi,
I am currently enrolled in a MS(EE) program at Purdue University and am looking for internships in hardware design, fpga, physical deisgn. However i havent got any calls yet and the semester is coming to and end. I have an offer from cadence design systems but that is in India.
So my...
Hi,
I have to implement dft/fft using fpga but havent taken a class in dsp yet. can anyone please guide me as to how to go about it. i have started reading a book on dsp but what other information do i have to gather?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
