Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I tried what you said but it didn't work.
This is the test bench result. the output is still zero. i am posting the test bench screen shots and the simulation files. Hope it will be easier for you to help me out after seeing the code.
this is my code. i am using add and clock ip core. the output i am getting is 32 bit 0 stream. dont know what is problem, everything seems fine. i am getting two warnings at the of synthesize process and those are
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to ad1...
Hello Everyone...!
I am having exact same problem. kindly share the solution please. what changes are to be made to the test bench. Any help will highly appreciated..!
Hoping for an early response. Thanks in advance.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
