Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by FPGA USER

  1. F

    FPGA Debug Problem: Thread [0] (Suspended: Signal 'SIGTRAP' received

    Hello, I have some issues to debug a project based on Altera stratixIII_3sl150. (Quartus 9.0, Nios II 9.0) My problem is: The execution of my program (c/c++) in visual studio is fine and its build in niosII is fine. When i launch the debug in niosII, the project starts give results but it is...

Part and Inventory Search

Back
Top