Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by flyinmeteor

  1. F

    how to make an instance to become hierarchical inst in enc?

    <CMD> createFence ctrl2 0 1.8 230.4 38.8 **WARN: (SOCFP-3318): ctrl2 is not an HInst name or a Group name. Anyone has any ideas? Added after 32 minutes: I found this command addHierInst but it tells me: <CMD> addHierInst -cell block_exe_alu_slim_ctrl2 -hinst ctrl2 **ERROR: (SOCECO-55)...
  2. F

    why we do hold analysis after cts?

    you want to get an accurate timing before you start hold analysis... for my experience we usually wait until we have fixed all setup problem...
  3. F

    hierarchical routing problem

    how come the wires did not go over the blocks but surround the blocks? when i generate lef file for the blocks using encounter i use the following commands: lefOut -noCutObs -extractBlockObs -stripePin -PGpinLayers 4 -extractBlockPGPinLayers 4 block_ccode.lef -5.6 Appreciated your help
  4. F

    Anyone can provide example sroute code to route power

    I would like to have M2 power network ( vertical) that can hook up to m1 power in std cells... thanks =)
  5. F

    How do I load a hierarchical design in SOC Encounter?

    I have all the abstracts (lef and lib) for all the blocks and a top level verilog file. However I tried to import the top level design to do floorplanning and i haven't had any luck. Can someone please help me? Thanks.

Part and Inventory Search

Back
Top