Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by fireblade

  1. F

    3D FDTD model with a second order PML in Matlab

    Re: pml matlab I kindly request u to forward 3D FDTD model with a second order ABC in matlab code to my mail. My ID is ravidurbha@gmail.com. Thanx in Advance, Ravi Durbha
  2. F

    Looking for Matlab program for Rotman Lens Designer

    Re: Rotman Lens Designer Can u kindly mail me the code@ ravidurbha@in.com as i'm planning to do my Project on this
  3. F

    CST MWS 2010 on WIN 7 on a 64bit pc

    Kindly send the file again please Added after 1 minutes: Please upload the file again
  4. F

    converting floating point to fixed point

    what are the techniques to convert Floating point numbers to Fixed Point numbers.
  5. F

    techniques to convert floating point to fixxedpoint

    what are the techniques to convert Floating point numbers to Fixed Point numbers.
  6. F

    How to write a testbench for FFT to generate 2's compliment output?

    hai iam using fft IPcore to implement on FPGA. IP Core FFt needs 2's compliment no's as input. for simulating i am connecting DDS o/p to FFt Input which is also IPCore. since DDS o/p is not 2's compliment iam not able to get the fft out put correctly. can any body tell me how can i solve...
  7. F

    How to write a testbench for FFT to generate 2's compliment output?

    hai iam using fft IPcore to implement on FPGA. IP Core FFt needs 2's compliment no's as input. for simulating i am connecting DDS o/p to FFt Input which is also IPCore. since DDS o/p is not 2's compliment iam not able to get the fft out put correctly. can any body tell me how can i solve this...
  8. F

    What is scaling and how to implement it to reduce number of bits?

    hello every body can any body let me know what is exactly scaling is? how can it be implemented to reduce no of bits
  9. F

    need help for fpga nco

    you can get NCO/DDS Ip core for implementing on FPGA in ISE . Added after 1 minutes: you can get NCO/DDS Ip core for implementing on FPGA in ISE .
  10. F

    what is the software used to design high speed PCB board

    hello every body can any one tell softwareas thst are available for designing High speed PCB board
  11. F

    what is scaling in digital signal processing

    hello every body how does scaling technique is implemented to reduce no of bits. what is the technique used to implement it on FPGA

Part and Inventory Search

Top