Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by finsiherfish

  1. F

    Serial and chain simulation ATPG.

    Edit to First question: Is the serial is done to test the timing of the scan chain shift. which chain test fail to provide??
  2. F

    Serial and chain simulation ATPG.

    Hello, I know in ATPG chain simulation is done to test integrity of scan chains and serial is done to test correctness shifting. My question is while checking of chain itself, if there is any problem with shifting of data. it will fail right? then what is need of doing serial simulation?
  3. F

    Shadow path causing parallel simulation to fail. Serial is passing.

    Hello, I'm new to ATPG simulation debug. I heard from my colleague saying there is some kind of shadow path, because of that parallel simulation is failing but serial is passing. Can anyone please give me an idea of what is shadow path and how it will effect the parallel simulation. Regards...
  4. F

    Mentor DFT tool- supra ATPG- EDT patterns

    Hello, Can someone tell me difference between EDT short chain patterns and EDT bypass patterns. thanks, Vinay
  5. F

    How to debug pattern mismatch during simulation of SOC level patterns- DFT

    Hello All, I am a beginner in DFT field so can anyone elaborate in detail steps to how to debug a pattern mismatch during ATPG simulation at SOC level - ( I know a couple of types of simulations Readback and TorteSim) and please let me know any common mismatches you see regularly. Thanks

Part and Inventory Search