Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello Everyone,Recently I am debugging the DDR3 SDRAM controller, and get some waveforms which probed by TEK 50Gsps Oscilliscope(Fig.1)
In Fig.1(up) Eye Diagram,the orange eye is DQS, green eye is DQ; In Fig.1(down), the yellow line is DQS,the purple line is DQ.
My question is about the DQ...
Hi,
I am demanded to design a fast access 16KB static ram of 2GHz in 90nm process of TSMC, the ram can be pipelined, and at least has 3 write ports and 2 read ports. would anyone tell me whether it is feasible? and How to do it? Many Thanks.
I consider the difficulty is the frequency,so I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
