Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Fergu

  1. F

    timing analysis ? - request for resources

    timing analysis ? Is timing analysis essential in a project, how to analysis it ,I'm a beginner, anybody can give me some guidance?
  2. F

    Error in textio read when simulating a testbench in Modelsim

    About textio read? pavan,thanks for your replay. I am a beginner in this field , I want to get some data as the inputs of the port "base_band_data" ,the data is generated by matlab and save as a .txt or .dat file , how to process it and which type of data is right, could you pls tell me the...
  3. F

    Error in textio read when simulating a testbench in Modelsim

    Hi,All,I wrote a testbench , and simulated it in modelsim,but there is an error about textio read, the error information is : # Fatal error at F:/123/duc_design_restored/duc/test_complex_tb.vhd line 121 --the vhdl code of the section: data_in:process(clk) file f_bdata : text open read_mode is...

Part and Inventory Search

Back
Top