Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: calibre rcx
Hi yhq0413,
Sorry to trouble, but why do we use Gate-level instead of transistor-Level?
I use transistor-Level to do the post-layout simulation, the NF of the LNA degraded too much, what is the problem?
many thanks!!!
I made a 2.4G LNA with pre-layout simulation NF of 1.9dB using SPECTRERF, but it increased to nearly 4dB when did post-layout simulation.
I have optimized the layout several times, and NF still was nearly 3.9dB, what is the problem most likely?
top thick metal was used to pass RF single, and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
