Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by fazimohd

  1. F

    Online VLSI Hourly Sessions & Integrated Course

    Online VLSI Integrated & Hourly Sessions. Leave your details @ https://forms.gle/hPMmFw4FewSVGmeGA
  2. F

    Protocol Design - System Verilog

    Yes, I’m supposed design this Control and Status Register. But I don’t knwo how it will differ for the master and slave part. The protocol I am designing is OCP. I did the interface part. But I don’t know how to do this CSR part.
  3. F

    Protocol Design - System Verilog

    Hello, I am designing a protocol as a part of my project. I did the interface part and now I am asked to do the CSR coding for master and slave separately. I don’t know where to start with. Can anyone explain what CSR is and how it works for master and slave so that I can move forward with my...

Part and Inventory Search

Back
Top