Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi friends,
.lib file typically has a 7X7 table (input transition, load capacitity). However, there are much more input transition and load capacatity points when performing STA analysis.
The more stages, the more inaccuracy as inaccuracy will be more severe at the later stages.
How to ensure...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
