Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I fixed it!!
Thanks for the help.
It turned out it was actually due to other violations around the block. Once i decided to move past that violation and fix the others, this one went away too.
But thanks for helping!
Hello.
Just to explain what i meant by an internal power net:
I am doing power gating, which means that my power domain can be switched off using power switches, and the power net used inside the power domain is different than the main VDD used for the top. It is an internal power net that is...
Hello all,
I hope someone can help.
I have short violations in my low power design.
They are happening inside my power domain (i have an internal power net that is routed by Special Route in the power domain), and it happens with Tap Cells, Encap cells and Fillers only. Power swicthes and regs...
Hello!
As I mentioned in another thread, I'm learning about LEC and i read that you can diagnose causing issues of non equivalence by identifying patterns of test vectors.
I saw that there are mapping issues and the pattern they give in the document is this one:
I really am not able to...
hello!
I've been reading about LEC tools (the Cadence Conformal Tool), and in the user guide, they say that non equivalent points are grouped based on common supports.
It is not explained what supports or common supports are.
Can someone please explain what they are?
There are also mentions...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
