Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello volker，could you explain what the “2D sheet via” mean？How does the simulator calculate the resistor of the via，that is a line in the layout window？
Besides，I have one more question. When I EM simulate the interconnect of the transistors (metal stacks and vias) to capture the parasitic...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
