Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by fallingrain_83

  1. F

    OFDM matlab simulation with Doppler shift effect

    Hi all I want a sample source code in matlab for simple OFDM modulation that shows the Doppler shift effect I have some source codes for OFDM but none of them has the Doppler effect I'm wondering if anybody can help thanks :|
  2. F

    voltage problem in my PCB

    Hi all friends I do not know if here is the right place to post this I do apologize in advance I designed a PCB board that has 2 A/Ds, 1 Microcontroller, 1 FPGA chip, and other elements the problem is with the voltage supply I have a regulator that converts 5 volt to 3.3 and this voltage...
  3. F

    Questions about using PCB Editor routing

    pcb editor performance option Hi I mentioned that I am using PCB editor, so what do you mean by software?PCB editor is one of the cadance tools for designing PCB boards I could find out the answer of my questions To Majnoon: I am a student and I am doing my first PCB board so if you want to...
  4. F

    Questions about using PCB Editor routing

    Hi all Friends Hope you are doing fine I have 2 important questions on PCB Editor 1- when I place components manually, I want to place some of them on the buttomn layer rather that top layer but I do not know how to do that and how tomake sure that they are placed on the buttomn layer:?: 2-...
  5. F

    errors and warnings when I want to creat netlist!! please he

    error [alg0050] duplicate pin name Hi guys hope to be fine I designed my schematic and I want to creat my netlist 1) for checking rules I use tools->check rule and I solved all the errors but I still have some warnings like: WARNING: [DRC0006] Net has fewer than two connections clock_db_b_n...
  6. F

    help me with PCB editor please!!! Urgent

    pcb editor software ver 3.0 Hi all Hope to be fine I really need your help as soon as posible since I am really worried about what I am doing:cry: I am trying to design a board with FPGA cyclone III ep3c80 484 I need the footprints for this device and I found them in altera website...
  7. F

    Orcad Capture Problem

    orcad create multiple parts package Hi and thanks of your response I could not find any thing related to how make seperate parts to be a pacjage in help documents, however it has some explanations for that can you tell me where I can find a tutorial for that? since I studied ttutorial flow and...
  8. F

    Orcad Capture Problem

    orcad capture problems Hi dear all Friends I have designed a schematic which has some parts seperated from each other I mean for example I devided FPGA device to 3 seperate part: Power, Control, Data... So I want to define them as a single part and define a footprint for that can i connect them...
  9. F

    How much RAM do I need for implementing OFDM modulation

    Hi all for a specific project I have to stimate how much ram do I need for OFDM modulation and demodulation (WiMax) to impliment it on FPGA chip, however I do not know how I can estimate it. I have this information: FFT : 1024 BW: 10Mhz Symbol number: 46: 1- Uplink: 15=12data+3 parity & bit per...
  10. F

    How to access block memories

    hi dear all I made a coe file and I want to store it in a block memory and I just want to read from that can anyone tell me how can I access the data which I stored with verilog code? thanks
  11. F

    Image processing by Spartan3

    Hi all I want to show an image via VGA and I am using spartan3 Starter kit. I can sho some shapes by VGA but I want to show a real picture and I know that I have to use block memory and COE file but I do not know how to start and what to do Thanks
  12. F

    digital watch in verilog- want sample code for 4, 7segments

    digital watch Hi every body I want a sample code for 4, 7segments that are using for a digital watch in verilog I am using spartan 3 starter kit I have problem with keeping all the 7segments on simultanously. Thanks of your help
  13. F

    VGA port in FPGA - help me with the verilog code

    fpga vga hi all I want to display a simple red square via on the LCD and I am using xc3200 xilinx chip and I started to work on FPGA stuffs 2 weeks ago:D I'm wondering if someone helps me with the verilog code:| I do not know how to start it. thanks
  14. F

    4 different numbers on Spartan3 starter kit

    7Segment display Hi all I am trying to display 4 different numbers on Spartan3 starter kit however I do not know why it is displaying just one number on all 4 7segments I'm wondering if anyone can help me to find where I am wrong!! Thanks My all code is: module segments4(clk,seg,select)...

Part and Inventory Search

Back
Top