Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If you use Astro, you can follow this way:
"cell->Repare Hierarchy Information", then
"cell->Hierarchy Verilog(netlist?) Out",
after that, you will get a gate level netlist.
Using Calibre command "v2lvs -v xx.v -o .xxx.spi", you will get spice netlist. Modify this netlist about power and ground...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
