Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by exceeder88

  1. E

    understanding verilog code

    Hi all, thank you for all the reply. what im trying to do is making a fast multiplexer, and xilink has SLICEL that is dedicated for fast multiplexer, and the code above is past of the code provided by xilink, and the LUT6 is part of it. but i cannot understand the code as i have not seen...
  2. E

    understanding verilog code

    Hi, im new to verilog. im trying to understand a code provided by xilink to create a multiplexer. the code is as follows: LUT6 #( .INIT (64'h0000000F003355FF)) selection0_lut( .I0 (data_in[0]), .I1 (data_in[1]), .I2 (data_in[2]), .I3...
See more

Part and Inventory Search

Back
Top