Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Usually ST is good about warning users about these necessary delays in the reference manual, but in this case I can find no information about it. Its frustrating. Slows development time.
I had an identical problem with STM32F429.
As insane as it sounds add a delay between this
RCC->APB1RSTR |= RCC_APB1RSTR_I2C1RST;
insert delay here. I added 10000uS delay.
/* Release I2C1 from reset state */
RCC->APB1RSTR &= ~RCC_APB1RSTR_I2C1RST;
I had the same problem as you...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
