Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
devpor gate level
Dear all,
When I run gate level simulation, I found one error occur, but it pass when RTL simulation!!! How can I trace the error by netlist??? And how do I know the behavior of Altera apex20ke_lcell??? What I observed is "regout" incorrect, and clk work normal ...
Dear all,
Anyone can show me how to convert YCrCb to RGB by FPGA???
The equation as .............
R = Y + 1.402 (Cr-128)
G = Y - 0.34414 (Cb-128) - 0.71414 (Cr-128)
B = Y + 1.772 (Cb-128)
Thank you for reply!!!:D
regards,
etrobin
[orcad] wire connect???
Hello all,
I would like to get connections report between parts, e.g.
wire1 u1.1 u2.2 u3.3
==> pin1 of u1, and pin2 of u2, and pin3 of u3 all connect by the same wire "wire1"
How do I get generate such report by orcad???
Than you for reply !!!
regards,
etrobin
very useful ....Thank you !!!
Moreover, another question --->
My goal is to get pixel data from bmp file, and put it into video buffer,
then display on LCD panel !!! And how can I edit some ASCII text on the panel
at the same time ???
Thank you in advise !!!
Dear all,
Any way that I can get every pixel data(RGB) from a bmp file???
Any one can show me the related info???
Thank you for reply ....
regards,
etrobin
Dear all,
Here is the configuration!!!
One 100m Cat5 10baseT patch cable (24AWG) used to connect RS422 driver and receiver!!! The signals "clock" and "data" be tarnsmitted by this interface!!!
My problem is "data" can't be catched correctly at rising edge of "clock" when data rate up to...
Dear all,
Anyone show me how to control touch panel by FPGA or uP ???
Or where I can get detail info. about that ??
Thank you for reply:)
regards,
etrobin
volid.zip
Hello all,
I had a .exe which use to change disk-serial-number, but it didn't work under NTFS
since my OS is w2k!!! Someone tell me Partition-Magic can convert NTFS to FAT32!!! But I still want to know if any way to change that under NTFS???
Thank you for reply!!!
Regards,
etrobin
Thank you for reply!!!
I know how to do sta/post-simulation with verilog netlist & sdf!!!
I just want to run HSPICE, but have no idea about how to input a netlist (.sp)??
Any advise???
etrobin
starrc sp netlist format
Hello, all,
I would like to know how to create a HSPICE netlist(.sp) if I got library & model for it??? What I want to do is to run transient analysis of some circuit of verilog netlist which used for post-simulation!!! Moreover, if I run HSPICE by input schematic, can...
how to view toggle coverage with vcs
Hi, all,
I was try to get good toggle coverage for my design!!!
Here were some reports from VCS
-----------------------------------------
MODULE top.mydesign.sub_design_1
// Net Coverage
// Name...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.