Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
drawing size allegro 16.2
I am using Allegro PCB Editor 16.2. I was trying to create a new foot print in allegro pcb editor. The steps that I found in some tutorials are
1. File -> New. In the "Drawing Type" Select Package Symbol
2. Click on Setup, "Drawing Size" - enter the desired...
allegro pcb editor skill
I am new in allegro PCB Editor. I have converted some of my Layout Libraries in to allegro PCB editor for my new PCB.
I have placed and routed my board and mean while some of the component reference text are found miss aligned.
Rotate command is not active while...
I would like to add my VHDL Design as a Component in PSPICE and Simulate it with the help of already available models. I assigned the VHDL file to an Hierarchical Model. But during simulation its failed to give the output, thd default output was xx. I think I made mistake on giving supply for...
Can I get some information about test coverages, such as code coverage, line coverage, functional coverage.. I would also like to know how these can be done to design test plans to verify an SOC?