Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by EsperanzaL

  1. E

    nwell resistor terminal discrepancy. (IBM process). LVS error.

    Hi, I have made a test layout. The contact from BP to RX is not shown in this zoom level. Both resisotors do not match with schematic, although their w and l match. Did I make any mistake here?
  2. E

    nwell resistor terminal discrepancy. (IBM process). LVS error.

    Hi, I am using Calibre, no multiple-bends. And could you explain more about SwGuardRing?
  3. E

    nwell resistor terminal discrepancy. (IBM process). LVS error.

    Hello, I am quite new to layout and I am using IBM technologies. In my circuit I have several resistors and fets. Let me take the nwell resistor as an example. The schematic view takes this resistor as a three terminal device, and I connect the body to subc. But LVS indicates discrepancies for...

Part and Inventory Search

Back
Top