Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think it's the simplest method. Until now, you didn't talk about reliability. In my experience, host authorization & recipient's access limitation over WiFi is a reliable technique. And should you worry about data security: you can always send documents with password encryption, or encrypt all...
As you seem to rely on a WiFi connection anyway, why not simply approve a WiFi connection between the USB host and the PC receiver? In most environments you can negotiate a send-only/receive-only connection, or which host device may be accessed by the PC recipient, if necessary.
Wouldn't be...
alishetti07 asked: Can anyone please explain why the DRC count is different ...
Seems that calibre checks more design rules than icc2 does. You can't get a design in pre-production, if you can't show an error-free DRC with their compulsory golden DR checker with their own design rules. May be...
In order to provide isolation, the nwell should be connected to the most positive supply terminal, together with the third terminal of the passive devices. By using the same reference for nwell and third terminals you achieve the same quietness as if these devices were in a grounded pwell. Don’t...
Hi Junus,
yes, I know his book and several papers by Johan Huijsing, very instructive ones, and I remember I've successfully used his class-AB output stage with its complementary floating current sources (e.g. Fig. 5.6.1 in his book) a few times.
Back to the differential pair with composite...
Thanks a lot, Junus, for your summary. But you can be sure that I always read the whole thread before I answer. :smile:
Re. self cascoding I've seen similar results like you reported, then decided to never use it for differential amplifiers, because the small gain winnings aren't worth its...
Maybe it's a (somewhat obscure) abbreviation for self-biasing cascoded transistor. The upper transistor(s) need their own p-in-nwell substrates, which they bias themselves.
Right: the 2nd circuit can adjust the common mode level faster than the 1st circuit by delivering more current to its output stage and its capacitive load.
Yes, I'd think so, even if you perhaps wouldn't need the higher gain: the common mode gain of the diff amp is (should be) rather low, in the order of 1, so a low CMFB (differential) gain in the order of 10..100 is sufficient in most cases.
But with higher gain, this also shifts the CMFB's...
Very true. But what if the common-mode voltage is just - say - on its half way to its optimum level, before a real large signal arrives at the output stage?
Yeah, that's what I meant.
As you probably know, a differential output stage absolutely needs a CMFB, because otherwise the output levels would be undefined.
So CMFB's mission is to keep the voltage levels of the differential output stage in the mid-range of the operating voltage, in order to allow for max. Output Common...
Why? The center voltage vo1 should be around VDD/2 (to achieve high swing), so you need that high shift 'cause VSG6 shouldn't get too much overdrive voltage. You can adjust Id6 by its W/L(6) ratio - I think this is meant by the Id6 vs. VSG6 diagram.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
