Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi all
I have a question about the pole and zero in my amplifier using Ahuja compensation. An high output impedence occurs at node A(B), so there may a LHP close to the dominant pole. But, pz simulation results show that there also exists a LHZ at node A(B), the same position as the pole (I...
dear all
i want to design an OP with 150db open loop gain and 8MHz GBW with 220pF load, which architecture should I choose?
can a two stage OP with a gain-boosted cascoded stage as its first stage and a class AB stage as its second stage work? or choose a three stage OP architecture?
thanks!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
