Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Sorry for beeing late, my computer was broken, I tried to assemble all transistors under 1 bulk, it worked somehow but still I got an error in drc: Multiple stamped connection error!
so I have a dickson chargepump layout, and I have a capacitor that has multiplier equal to 300, so I generated it as a group of capacitor composed by 30 rows and 10 columns, but I don't know how to link them , any idea pls?
So in layout, I press O to make a contact and I choose M1_sub, then I place that via where? and connect it to what? sorry I beg you to be patient with me, I studied microelecronic but in my native language, so please be patient with me!:sad:
Ok, I'm newbie to cadence layout, I just did schematic, then i went to: generate from source, I checked circuit with drc,and I got that error, I didn't do anything, and what you mean please by M1_Psub, what's that psub please?
Hey,
I'm newbie to cadence, and I have final project on cadence a,d exam is in 5 days, and I'm still stuck at this error that prevent me from finishign my final circuit, I use premade transistor layout and capacitors, so when I generate my circuit i got this error, and I don't know hot to solve...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.