Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all,
I am new to this ASIC design.
I want to use clock gating to reduce power. But i am wondering how should i use clock gating for a module that has several enabling signals to do certain operation.
For example, for this DACReg module, it has enable signals:
1. Load_1 for loading data
2...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
