Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear all,
I have to complete a project for VNPN transistor in 180nm technology. Can any body help me to write deckbuild file for Athena in TCAD for this device.
can anybody give suggestion about which Model extractor
BSIM Pro or IC-CAP is better ?
What is estimated cost of each suit?
which one is more user friendly ?
overlap capacitance measurement
i have special structure available like NMOS array of sizes 10x10 and 10X0.35 , but
i got two different values of overlap capacitance from these two sizes , but this can not possible is same process technology.so why two sizes are given? i measuring the overlap...
It all depend on ur need. suppose you require a resistor now there is so many resistors in a process like poly (high & low), field , pinch , diffusion (p& n),
now each resistor has diffrent charactreistics like sheet resistivity , TCR , VCR . if sheet resistivity is more u need less area to...
actually for analog design u nned some more compnent like MIM capacitors , PIP capacitors , mismatch parameters etc. As for as model file there is no difference for digital and analog.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.