Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I should have added I'm looking to a delay a square pulse with a 5ns risetime and maintain a true risetime of 50ns. True risetime is simply sqrt(t_ro^2 - t_ri^2) where t_ro is the output risetime and t_ri is the input risetime. For a t_ri of 5ns, t_ro must be around 50ns.
I'm looking to design a passive, LC delay line with a 500ns delay, a 50ns rise time and a 1000 Ohm characteristic impedance. Is there design software that would make it easy to do this? I tried Genesys, but that only allows you to create delay equalization sections that would be cascaded onto an...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
