Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
matteof93
run man on get_timing_path and see if there is an option for slack greater than zero. I remember there is something like that.
Thats not true actually, due to the fact that every optimization algorithm has threshold when it is stops optimization.
I wrote similar scripts for PT...
Hello everyone!
I have a little bit weird question.
I couple of month ago I found some video on youtube (probably, but not necessarily) on the importance of defining properly the common ground plane in simulation of complex packages and RF chips. His main idea was that it is not correct to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
