Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i expect the LG= Aol(first stage)*Aol(second stage), and BW limited to OTA BW.
when i simulate i found that LG= Aol(first stage only) and BW= BWota *(Aol second stage "common source).
I have a problem in this circuit when I simulate its loop gain on cadence
the open-loop gain decreased and open-loop BW increased and GBW remain constant
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.