Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by elektrom

  1. E

    Price information for SATA IP Core?

    sata ip core Hi, Can anybody advise the price of SATA IP Core? For example: - transport & link layer core (FPGA & ASIC) - SATA PHY core Thank in advance Elektrom
  2. E

    FPGA <-> SATA disk?

    fpga sata core If low cost systems, you can use SATA<->IDE bridge chip. In this case, you can use Spartan or Cyclone devices for PATA interface, let SATA interface handle by bridge chip. As far as i known, there are 2 bridge chip that can support both SATA-I/II Host & Device mode 1) Marvell...
  3. E

    Help me with my HDD interface problem

    Re: HDD interface problem Are you trying this way? 1) Write Sector count register = 1 2) Write LBA Address [23:0] = 1 3) Write Device head register = 0xA0 4) Write command register = Read sector command code 5) Read status register and wait until data ready bit is set 6) Loop read data register...
  4. E

    .ucf to Xilinx Platform Studio

    xps error in ucf 1) Make empty ucf file. 2) Run constrain editor in ISE 3) Find correct signal name and use it in UCF file
  5. E

    FPGA <-> SATA disk?

    virtex-5 sata VirtexII Pro can not support OOB signaling. It can't use for SATA PHY. Virtex4FX can't pass SATA Compliant test. Virtex5LXT and Virtex5SXT are only devices that fully complaint with SATA1/2.
  6. E

    about synchronous problem

    **broken link removed** This white papar may help you somehow.
  7. E

    regarding altera DDR2 Controller IP core

    library auk_ddr_user_lib not found. Hope example this script can help you to compile for DDR2 IP in ModelSim. Please Try to compile all file to correct library. _/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/_/ # Library mapping vlib work vmap work work vlib...
  8. E

    SATA PHY Chip for FPGA

    sata phy chip I'm looking for SATA I/II PHY Chip that can be use with FPGA such as spartan3 or Cyclone device. I found only 2 chip. 1) TRC3002 from TaraCom (**broken link removed**) 2) Sil3012 from Silicon Image, but it seems obsolete Can you guys recomend me other Chip? THX, Elektrom
  9. E

    Help me choose component for a RFID system

    Re: RFID https://ww1.microchip.com/downloads/en/devicedoc/21299e.pdf It's all about RFID technology from Microchip. - RFID Basic - Device datasheet - Antenna circuit design - Reference reader design (included circuit)
  10. E

    AT91RM9200 (2.6) Linux patches

    linux & usb & swab32 We're trying to upgrage from 2.4.19 to 2.6.13. Everything is work fine except frame buffer driver. We uses S1D13506 on our board. The kernel stop booting when load frame buffer driver. It seems that 2.6.13 for AT91RM9200-DK designed to S1D13806. Any suggestion to make...
  11. E

    XC93222CFN What's it?

    xc93222cfn How to use it? Anybody has datasheet?
  12. E

    USB Mass Storage Class FirmWare example

    Check Cypress website for USB Mass Storage Reference Design.
  13. E

    Low cost test equipment for DVB-C tuner

    Can i use this product? **broken link removed** Any suggestion?
  14. E

    Is it possible to synthesize?

    Hi Renjith, In case that someone want to stole your design and use it illegal way. Rdgs, Elektrom
  15. E

    Is it possible to synthesize?

    Is it possible to synthesize the post-place & route netlist? Any way to do that? Is it secure to send vhdl/verilog timing model to customer for evaluation propose?
See more

Part and Inventory Search

Back
Top