Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello everyone!
I have no ASIC experience, but FPGA one only. I have one question regarding ASIC. Let's say I have a negative-active reset with asynchronous assertion and synchronous deassertion. As I understand it's totally safe to connect this reset to a FF's synchronous reset input. Do you...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
