Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
When completing your training, consider the circuit shown below. The multiplier has been published in a Q1 journal.
In the results section of this article, only the gain curve is plotted and the phase curve is not plotted.
So is it correct to conclude that in such circuits there is no need to...
Unfortunately, I can't show the whole circuit, but there is no feedback in multiplier except the positive feedback in the PMOS cross-coupled pair that I already showed it (the following figure).
Do you still need the figure of the whole circuit?
Hello
I design a four-quadrant analog multiplier and plot it's gain and phase bode plot.
then I try to determine phase margin and analysis stability, but I figure out that phase margin=110 degrees.
I don,t have an idea what does the phase margin=110 degrees mean?:shock:
Is it stable?:roll...
thank you. do you have FINFET 16nm TSMC library with independent gates now ? can you send for me?
…………..
no. i use bsim from berkeley. did you plot curves in finfet technology?
…………..
i plotted curves in 55nm finfet technology. did you plot curves in finfet technology?
hi
i plotted gm/id VS vgs(vsg) curves for nfet and pfet in FINFET technology.The maximum gm/id is 20 for nfet but that is 40 for pfet. why??:shock:
these curves have been shown in following:
(Note: The maximum gm / id for nfet and pfet is similar in MOSFET technology):roll:
thank you
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
