Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can you please give me a link or pdf which gives the advantage of ARM architecture in a DETAILED manner ?
I already have the reference manual but it is not sufficient for me...
Thanks in advance.
if u could use vb2010, try this
Private mySerialPort As New SerialPort
Dim var(4) As Byte={&HDE, &H80, &H12, &H34}
With mySerialPort
.PortName = "COM9"
.BaudRate = 9600
.DataBits = 8
.Parity = Parity.None
.StopBits = StopBits.One...
the following are the structures of port 2 in 8051 ..
one is from the manual
the other is from a reliable website **broken link removed**
which is correct? if i take the manual to be correct, then because of the AND gate when the control is zero( either for address or i/o), the internal...
yes thank you... but what makes me to be still in confusion is that it is the lNTEL's manual that shows the presence of AND gate in port 2. Can u please clarify?
thank you ud23... i saw the same website. we can see the difference in the following picture..
the AND gate which is in the manual is missing here... this creates a great difference in the operation of port. please clear my doubt.
hi...
it is said that port 2 of 8051 has internal pull up in both functions (i.e when used as i/o or higher order address). but according to the figure given in manual, it is not possible for port 2 to have internal pull ups in both functions.
the control should be zero either during i/o...
i read the manual for pwm generation in timer1 of atmega8... but i cant quite understand.. can anybody please give me links where i can nicely understand pwm modes (ctc, fast pwm, phase correct, phase and freq correct ) ?
please me what is the function and use of V, S, N flags in SREG in ATmega8..... when they are set/cleared e.t.c ?...
thanks in advance....
why sign bit when negative flag is there ??
thank you.. how do we say "Tn will be available to the edge detector after between approximately one half and one clkIO cycle time" ? ... the question may be silly.. pls help
thank you skogsjanne ... i really need to understand it... i tried to draw the timing diagram but i am not getting it properly since a level and edge triggered latch are connected together... can u please show me the timing diagram ?
i cant understand the working of the following circuit..
it is said that "The edge detector generates one clkT1/clkT0 pulse for each positive (CSn2:0 = 7) or negative (CSn2:0 = 6) edge it detects."..
please say me how it works... thanks in advance..
i am using at89c51 controller. i am receiving data serially from my computer with visual basic and sending it to lcd.
The program identifies each key (alphabet) pressed and displays it in lcd.
i am using a key(HOME) to make the cursor in lcd to go to the beginning of second line (C0 command)...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.