Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
lets answer your questions bottom up :)
well because:
Vcim ≧ -Vss + Vtn + Vov3 - |Vtp|.
- - - Updated - - -
sorry, clicked the sent button accidently...
In a way you answered your question yourself :) but I will tried to find different words...
what they mean with should not be...
Transistor M3 and M5 as well as Transistor M4 and M6 (which are your switches I guess) are connecting the same nodes. (One of the sides of the capacitor C1 to ground.)
Since you are controlling M3 and M5 with inverse signals (same is true for M4 and M6) in any case they are connecting both...
Hello,
Your formular is correct but beware: you dont need a gain greater than that you need this GAIN EXACTLY !
A=2^N
Why:
The input range of a pipelined ADC is seperated in different regions (two in case of a simple 1 bit stage or 2^N generally) . Dependent in which region the input is...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
