Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Pulse Generator Problem
Thanks a lot for the codes. I'd like to understand a few things. I need to tap the signal from the output but I can't do that with output as register isn't it? Don't I have to assign it as a wire instead?
Pulse Generator Problem
Anyone can please verify if the code is correct? Now I'm confused whether my hardware is giving the problem or my codes itself.
Thanks a lot in advance.
pulse generator verilog problem
Hi all,
I am a newbie in FPGA and Verilog. I am currently programming 2 pulse generators running at the same time using an external clock. I'm using Cyclone 2 on a DE2 board. I tried to write the codes from scratch and the simulation turn out exactly like what I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.