Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
timing budget for pci
Thanks cesare! Pls explain more. there are voltage level shifter chips between PCI connector with PCI IO chip, pin to pin delay of the level shifter is 200ps. According my understanding, 200 ps delay equals 1.2 inch trace length. At that case, Do I need count this 1.2 inch...
max trace lenght for pci signal
According PCI specs, there has max trace length constrain for pci signal on expansion card. It say that pci signal trace on expansion must less than 1.5 inch. I am confusing why it has this constrain. Is it because of timing issue or signal integrity issue? 33Mhz...
overshoot and undershoot and simulation
it is ringing phenomenon at the rise time and fall time. It is due to impedance mismatch. So, make the interconnect trace has constant impedance.
Re: opengl vs directx
They are all graphic APIs. OpenGL comes from SGi as well as DirectX from microsoft. These two APIs have same functionality but use different function set.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.