Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by edavio

  1. E

    What are the ELF files and how to use them ?

    Re: ELF files ELF is a excutable file format used by some embedded processor vendors (e.g powerpc). It is something like EXE format in PC world.
  2. E

    [Help] How to organize the PCs/ Workstations?

    PC is only 32 bits, so it has memory limit. If you are doing IC design, 4G RAM is not enough for you. So, Buy workstation.
  3. E

    Looking for FPGA synthesizing tools for download

    Re: synthesising tools DC FPGA is good, especially, when you use FPGA as ASIC prototype and use DC as ASIC synthesis tools.
  4. E

    Why PCI trace on expansion card has 1.5 inch constrain?

    timing budget for pci Thanks cesare! Pls explain more. there are voltage level shifter chips between PCI connector with PCI IO chip, pin to pin delay of the level shifter is 200ps. According my understanding, 200 ps delay equals 1.2 inch trace length. At that case, Do I need count this 1.2 inch...
  5. E

    Why PCI trace on expansion card has 1.5 inch constrain?

    max trace lenght for pci signal According PCI specs, there has max trace length constrain for pci signal on expansion card. It say that pci signal trace on expansion must less than 1.5 inch. I am confusing why it has this constrain. Is it because of timing issue or signal integrity issue? 33Mhz...
  6. E

    Opinions on performance of Virtex-4 FPGA

    Re: Virtex-4 It is not available yet. you need wait until at least middle of year 2005.
  7. E

    Which OS is most popular in embedded applications like PDAs?

    Re: which OS suits best WinCE is good for multimedia applications.
  8. E

    overshoot and undershoot

    overshoot and undershoot and simulation it is ringing phenomenon at the rise time and fall time. It is due to impedance mismatch. So, make the interconnect trace has constant impedance.
  9. E

    Best RTOS for PC/104 beginner

    HI Connect pc104 module with floppy,harddisk, keyboard and mouse. And, install windows OS just like what you normally do on your PC.
  10. E

    Looking for routing schema for FF1148 BGA package

    fanout BGA FF1148? Dear all Anybody can share with me any routing schema for FF1148 BGA package? Thanks advance!
  11. E

    How to configurate a Xilinx Device With A MCU and Flash?

    xilinx configure mcu https://www.xilinx.com/bvdocs/appnotes/xapp058.pdf see this application note from xilinx.
  12. E

    Help me find EDIF files after synthesizing code in ISE6.2i

    Re: ISE6.2i - EDIF?? Maybe it uses ngo file format
  13. E

    What is the difference between DirectX and OpenGL?

    Re: opengl vs directx They are all graphic APIs. OpenGL comes from SGi as well as DirectX from microsoft. These two APIs have same functionality but use different function set.
  14. E

    Best RTOS for PC/104 beginner

    Hi PC104 is a real PC. So, just use DOS or windows. Of course, Linux is another good alternative.

Part and Inventory Search

Back
Top