Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ecse

  1. E

    Any good reference on communication system simulation?

    anyone has the book "Simulation of Communication Systems: Modeling, Methodology, and Techniques " by Michel C. Jeruchim? Or the most urgent thing is reference on AWGN channel model and fading channel mode? or links to their c-model? best regards ecse
  2. E

    anyone can talk about HW/SW co-simulation?

    what's the difference between Aldec's HES, Mentor's seamless and Cadence's QT?
  3. E

    Link to MAC (Ethernet) testbench

    Hi all, Anyone can get me a link to MAC(Ethernet) testbench? thx a lot ecse
  4. E

    Directory structure for ASIC design

    Hi, Folks Is there any good suggestion or template for Directory structure for ASIC design? thx in advance ecse
  5. E

    E1&Ethernet Bridge IC

    hi,hope this website may be of help If you can read Chinese, go and have a look at http://www.raycom.com.cn/product/product.htm[/url] RC7210 is the right thing you want. Also you can contact with me, we have finished the FPGA design of 10M ethernet to 1-5 E1 Mapper and 10M ethernet to 1E1 Mapper.
  6. E

    help me with the interview quiz pls!

    write synthesizable code for the equation below: A[4:0]=B[8:0]*218/( 64*8 )-90/8 It is up to you to figure out the format of the A and B, just using minimum number of the sythesizable gate counts. Any good suggestion? or a link of reference? Thanks in advance. ecse

Part and Inventory Search

Back
Top