Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
How to calculate duty cycle for this combinational logic shown in figure.I know it results in a combinational loop.But I am not getting how to calculate the Duty cycle for this.Please help out.
WARNING:NgdBuild:486 in xilinx
I am getting this warning:
WARNING: NgdBuild:486 - Attribute "INIT_FILE" is not allowed on symbol
"U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_B
RAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16" of
type...
MATLAB simulink ,Xilinx which is best one?
what is Matlab Simulink software? what is the difference between Xilinx, Matlab, Matlab Simulink software? I read Simulink is used for testing and validation. Is it hardware testing?
Another module's 6 outputs, i am sending it to this array.These output values should be stored based on SLT line.like in the first case, 6 outputs are stored in first 6 locations in the second case in next 6 locations.But in the secong case when slt =01 out1-6 are storing in first 6 locations...
Hi, I wrote code for storing output values in an array.There are 6 outputs.For different cases, 6 outputs are to be stored in consecutive locations without altering previous values.Like in the first case 6 outputs are stored in first 6 locations in the second case in nex 6 locations. I have...
Hey guys,I am trying to view RTL schematic but its showing unexpected error. No errors are there in the code & 6 warnings HDLCompiler:1127:Assignment to c5 ignored, since the identifier is never used.
Whenever I try to view RTL schematic its showing the error and it terminates.What are the...
How to write verilog code such that output values should change for every 2 clock cycles? I have written code for counter,it is changing/counting for every posedge of clock.I want, it should count after 2 posedge clock .How do i write code?
always @ (posedge clk) begin
if (rst)
d<= 0...
Hey,I have written verilog code for the 1:2 demux,I want to activate the outputs one after the other without giving select inputs manually.When I run it ,its showing the only f2 output.I want to see both outputs i.e first when select =0 and select=1 one after the other.How to rectify it...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.