Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
negative capcitance!!
hi,
i face a prolem in adesign of a folded cascode design
that i wannt to calculate the loading capcitance of a certain pmos transistor & i found in the o/p model file 2 values(cgs& csg)& both are negative &has different values , now my question now can i take...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
