Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I guess the BJT you used in BGR is PNP, so the NW of the base is connected to VSS. But NW should be connected to VDD generally
so is highlighted by ERC.
Some of the ERC errors are just remind you to confirm the physical connections are what you want and could be waived.
DNW is like a buried layer and need NW to provide potential. So you should draw DNW without a hole then draw NW like a guard ring and connect to the highest potential. As for PW, I never used TSMC process before, but PW should be operated layer generally means you need not to draw it manually.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
