Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ducvilla

  1. D

    How to evaluate the performance of TDC?

    Thank KlausST very much. Your comment is really good for me after my chip is fabricated. Currently, I just wonder how to simulate ENOB, INL/DNL of TDC. So do you have any suggestion for simulation? Best regards.
  2. D

    How to evaluate the performance of TDC?

    Hi everyone, I've just finished design TDC. I check each output code in very small period of time to find out it is correct or not, surely that is not the way, but I don't know what's the best way to evaluate the performance of my design. Could you please give me any suggestions about evaluate...
  3. D

    Error: Internal Error: code [1003] in new analysis.

    Hi everyone, I simulated my circuit using Hspice and I got the error "Error: Internal Error: code [1003] in new analysis." The problem is I run 2 simulation, one-ckt1 can be finished and another-ckt2 got that error, and I tried to simulate ckt2 again, but it still was error. I really don't...
  4. D

    reference voltage of the bandgap reference circuit by using 0.13um CMOS silterra tech

    Hi hujiaomianhao, Totally Yes! In the first simulation, with Vdd = 1.8V, it can run very well. And in second one, I try it with Vdd=1.2V, it also has good performance! ^_^
  5. D

    SRAM design reference

    Hi madalin1990, I have just finished SRAM project at university. I followed the attached report. And finally, it meets specifications :grin: Hope this help!
  6. D

    ICMR of an NMOS input Op-Amp

    Hi Senan, I got the simulation result based on the book:"Analysis and Design of Analog Integrated Circuit" 4th Edition. Also, as you see the definition of ICMR, it seems does not relate to Vout, just only Vin (if that, you do not need to plot Vout in graph). But ICMR is affected by output swing...
  7. D

    ICMR of an NMOS input Op-Amp

    Hi senan, Simulate OPAMP with buffer feedback configuration. And then run Vin from 0v to Vdd: The simulation result will be looked like this: Have fun!
  8. D

    How to avoid kickback noise in a dynamic comparator?

    Hi helna! Actually, kickback noise can make offset to your circuit as u mentioned. To remove it, you can read some techniques in some following papers (i think they are the best for your circuit): 1. Kickback Noise Reduction Techniques for CMOS Latched Comparators - Pedro M. Figueiredo. 2. A...
  9. D

    Help in education in electronics

    Hi dsaint, I have already learned 6.002x Circuits and Electronics online course offered by MIT. Here is the link: **broken link removed** I think this course is pretty nice to motivate your learning process. Hope this help!
  10. D

    Question's about the average energy in capacitor switching procedure SAR ADC.

    Hi, I read the paper:" A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure" and i do not understand how the authors get the average energy in picture (a): At the first conversion, why the energy is C*Vref^2 and 5*C*Vref^2, and so on...:?: :-? Any ones can point me about...
  11. D

    Differential amplifier design

    Hi serma, As far as i know, W and L of differential input pair will be consider by some following specifications: 1. W/L is large to increasing gm, so it means that gain also increases. 2. L need to be small, and W to be large to minimize device offset: Vos is ~ 1/(W*L) Normally, depend on the...
  12. D

    nmos G/S/B connected to gnd

    When you connect G/S/B of NMOS to gnd, it will act like capacitor.
  13. D

    how to simulate SNDR and SFDR of ADC with HSPICE

    Hi mohsen941, You can use ADC toolbox in tool spice explorer, it's very helpful to view SNDR and SFDR results. And then read this thread: https://www.edaboard.com/threads/148544/ Hope this help!
  14. D

    LDO design procedure help

    Hi rvidya, I have already designed LDO, and as far as i know, the tutorial: Low drop-out(LDO) linear regulators: design considerations and trends for high power supply rejection (PSR), the author is: Edgar Sanchez - TMU is very helpful. Another useful document is the book: "Analog IC Design...
  15. D

    gain of two stage op amp

    Hi daintyvlsi, To calculate the gain of this circuit, the first thing you must do is fixing your circuit as some guys mentioned above. And then, you draw the small signal equivalent circuit, you will that the gain is: Av = gm2*(r02//r04)*gm6*(r06//r07) After that you can build a test-bench...

Part and Inventory Search