Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, I am learing DFT. I have a question about dft scan clock.
Dft clock is defined as follow.
create test clock -period 100 -waveform {45 55} clk
sef_dft_signal -type ScanClock -port clk -timing [list 44 55]
I wonder why clock waveform is set as 45 55 instead 0 50.
Is there anyone who can...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
