Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As a quick engineering review comment on this schematic...
Standard design practice for PIC designs is to tie Vdd pins together and Vss pins together. I'm not sure why the pins 11 and 12 are left unconnected? Possible oversight... circuit could possible run like this but...
My suggestions is...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
