Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
sram in cadence
Hi,
I am new in VLSI design. I want to start simulation on SRAM 6T memory cell in cadence. How can I start? Which material or book can help me?
What is spice file? How can I edit or use that file in cadence?
How can I get TSMC files and How to use that files for cadence...
Hi,
I am new in VLSI design. I want to start simulation on SRAM 6T memory cell in cadence. How can I start? Which material or book can help me?
What is spice file? How can I edit or use that file in cadence?
How can I get TSMC files and How to use that files for cadence simulation?
Thank you.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
