Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi Frnds,
I am using FIFO for for writing and reading the data before storing into the main memory. I generated FIFO using Xilinx Core generator.
And Instantiated in the main program.
I am unable to find the
.full
.almost full
.empty
.almost empty signals
Can anyone let me know this...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
