Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hey biju4u90,
Yes, inserting two inverters instead of a buffer will fix the set up violation.
Setup is violated when data path is slow compare to clock path (by slow I mean higher delay in path) that means clock edge is arriving before the data is set to the expected value.
If data path is too...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
