Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi everyone. Trying to simulate Static cmos full adder, It seems that something is wrong with the gate. I will appreciate it if you help me find it.
Here is the code:
# FA
.option post accurate nomod
.include ./22nm_lp.pm.txt
.include ./inverter.sp
*carry
M1 2 b 1 1 pmos l=22n w=33n
M2...
Re: XOR output problem in hspice
I'm so new to the topic but thanks to your replies, I now understand that frequency I set was not a good idea.
One main problem I have with this and many other gates as well, is the spikes of voltage before rise and fall. I want to know why there are spikes and...
Hello guys.
I am using Hspice to simulate 2-input xor gate., but for some reasons the output is not as neat as I expected. I will be very thankful if someone explain me the reason.
Here is the code:
#xor
.option nomod
.include ./22nm_lp.pm.txt
.include ./inverter.sp
X_invertera 1 a ab...
I am new to the whole subject so please bear with me. I write a simple problem for nand gate in Hspice and as input I used two pulse voltage. However the wave I get is not a pulse. Here is my code and waves:
# NAND2
.include ./22nm_lp.pm.txt
M1 c a 1 1 pmos l=22n w=44n *Ap
M2 c b 1 1 pmos...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
