Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
But doesn't that approach look redundant to you? I have seen some solutions that were tried before. What they did was to put USB packets on TCP/IP payloads and send them over to the destination, and then at the destination convert the TCP/IP payloads back to USB packets. A Virtual Host...
Sorry for the confusion. I want to use STM32 as a USB host and the USB stick as a device. The MCU then reads the USB stick data and sends the data over WiFi to the remote PC. Maybe that is not a good way to do it but that is my initial idea. The reason I am doing this is because a standard wired...
Hi clause, yeah I had a similar idea. I wanted to use STM32Fxxx with a USB interface. But that adds extra costs to my project because I would need to buy an extra MCU with USB interface capabilities in addition to a WiFi module.
What are the challenges in establishing a wireless USB connection? Say I want to connect a USB 2.0 stick to a remote PC over WiFi. For this purpose I need to plug the USB stick into a device that takes in USB data and converts them to radio waves and sends them over WiFi to the remote...
Consider a chain of CMOS inverters connected in series. I want to know the output referred jitter because of the device noise, flicker noise and shot noise. The transient analysis is not suitable for this purpose as it does not consider all noise sources. So I tried to think about pnoise. There...
Thank you for the reply. I am not concerned about any of the jittery sources except the quantization noise and non-linearity of my TDC which critically degrades in-band phase noise. In other words, I want to see ONLY the effect of the TDC at the output phase noise. Other sources of noise are not...
I have designed a time to digital converter (TDC) suitable for all-digital PLL (ADPLL) applications. As I don't have opportunity to validate the proposed TDC in a real chip, I tried to follow the approach proposed here (ieeexplore.ieee.org/document/4476201) to simulate ADPLL's behavior in the...
I am trying to lay out a simple CMOS inverter. I successfully drew the layout for NMOS. However for PMOS transistor I got a strange problem: The problem is when I surround PMOS active region with PP layer then all of a sudden the drain and oxide diffusion layer get connected to VDD! That is a...
I know it works but with their relative edges exactly one CLK apart? There is no reason for the synthesizer to make CLK-->P1 and CLK-->P2 paths undergo the same delay. You know the latter may end up being slower or else even though the logic finally generates P1 and P2.
1642579691
Watch out...
I want to capture the first two consecutive edges of CLK after EN signal goes high. The following picture shows the idea. The thing that matters is that the difference between P1 and P2 must be exactly (up to 2% error is fine) one period of CLK. Since CLK oscillates at 2.4 GHz the difference...
I'm designing a digital system in Verilog HDL. The system initially needs to do three tasks individually at each rise edge of the system clock, CLK. In other words, at first rising edge of CLK work 1 is to be done, at second edge work 2, and finally at the third edge work 3 must be done. This...
No, I'm running the simulation using ADE XL AMS simulator. I have made a config view of my schematic and did all the other setups correctly. It's not the first time I have used AMS simulator from Cadence. I just don't know what's the problem with this particular code.
There is no testbench code for the simulation. I just created input test signals using vpulse from analogLib library. Then I connected the test signals to the symbol I created for the module. Here's the schematic:
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
